



BandSlim: A Novel Bandwidth and Space-Efficient KV-SSD with an Escape-from-Block Approach

Youngjae Kim (PhD)

ICPP 2024

Speical Thanks to Junhyeok Park, Chang-Gyu Lee, Soon Hwang

Cray XK7 Compute Node

NVRAMOS 2014 at Jeju Silla Hotel (November 2014)

XK7 Compute Node

AMD Opteron 6274 16 core processor @ 141 GF Tesla K20x @ 1311 GF Host Memory 32GB 1600 MHz DDR3

Tesla K20x Memory 6G8 GDDR5

Gemini High Speed Interconnect THE SHILLA

Slide courteay of Cray


NUDIA



From Petascale to Exascale

Mission: Providing world-class computational resources and specialized services for the most computationally intensive global challenges

Vision: Deliver transforming discoveries in energy technologies, materials, biology, environment, health, etc.




CAK RIDGE



From Petascale to Exascale

Mission: Providing world-class computational resources and specialized services for the most computationally intensive global challenges

Vision: Deliver transforming discoveries in energy technologies, materials, biology, environment, health, etc.






From Petascale to Exascale

Mission: Providing world-class computational resources and specialized services for the most computationally intensive global challenges

Vision: Deliver transforming discoveries in energy technologies, materials, biology, environment, health, etc.






Background

Big Data Era




- A rapid adoption of Artificial Intelligence (AI), High-Performance Com--puting (HPC), Data Analytics, and Cloud Service in these days.
 - They handle "Big Data".



What does Data look like?




• These Big Data applications do not merely handle Blocks; they manage variable-sized **Key-Value Pairs** or **Objects**.



Key-Value Store


IHS T

• Therefore, these Big Data applications typically operate by employing Key-Value Stores (e.g., RocksDB, Cassandra).




* Picture from "Key Value SSD Explained - Concept, Device, System, and Standard" presented at SDC 2017 by S.-K.Yang,

- IHS T
- Key-Value Stores run on top of file system & block layer, device driver and device controller.






• Key-Value Stores run on top of file system & block layer, device driver and device controller.




IHS

• These layers are in place to follow the **block interface**, which originated from the hard disk drives.



IHS T


• These layers are in place to follow the **block interface**, which originated from the hard disk drives.







• The problem is that these layers account for a **significant portion** of the total response time in Key-Value Stores [1].




[1] Lee, C. G., Kang, H., Park, D., Park, S., Kim, Y., Noh, J., Chung, W., & Park, K. (2019). iLSM-SSD: An Intelligent LSM-Tree Based Key-Value SSD for Data Analytics. In Proceedings of the International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS).

Key-Value Solid State Drive (KV-SSD)




- What about streamlining these layers from the storage stack?
 - By making a key-value pair as the unit of data communication interface
- KV-SSDs have renovated the storage interface by changing the unit of I/O transactions from the traditional block to key-value.



Key-Value Solid State Drive (KV-SSD)

IHS U


- What about streamlining these layers from the storage stack?
 - By making a key-value pair as the unit of data communication interface
- KV-SSDs have renovated the storage interface by changing the unit of I/O transactions from the traditional block to key-value.



Key-Value Solid State Drive (KV-SSD)




- KV-SSD supports key-value store operations like PUT and GET.
- KV-SSD maintains Key-to-Page mapping info by deploying index structures like Hash Table or LSM-tree.



NVMe Key-Value Command Set



• The NVMe protocol has introduced a key-value command set.




NVMe Key-Value Command Set



• The NVMe protocol has introduced a key-value command set.


• Most of commercially and academically released KV-SSDs have utilized the NVMe key-value command set to offer key-value interface.



[2] Park, I., Zheng, Q., Manno, D., Yang, S., Lee, J., Bonnie, D., Settlemyer, B., Kim, Y., Chung, W., & Grider, G. (2023). KV-CSD: A Hardware-Accelerated Key-Value Store for Data-Intensive Applications. In Proceedings of the IEEE International Conference on Cluster Computing (CLUSTER), 132–144.




• In a case of NVMe KV-SSD based on the LSM-tree with a key-value separation (e.g., iLSM-SSD, KV-CSD), when writing key-value pairs, ...






• The NVMe driver stores a key and metadata in the NVMe command, and then submits the command to the SQ and rings the doorbell.






• The NVMe controller issues a DMA transaction to copy the payload (value) to the NAND page buffer within the device's DRAM.





• The controller constructs the LSM-tree entry containing the key, value size, and value pointer, and programs the NAND page buffer entry.

(to show the flow clearly, it programs the NAND page buffer entry even though it's not full)





Motivation

Problem Definition



 According to Meta, their popular LSM KVS, RocksDB, in a production environment experiences the size of values nearly not reaching a hundred bytes on average [3], which is far less than the 4 KiB memory page size.





Figure – Value Size CDF for RocksDB as a MySQL storage layer (left) and RocksDB as a distributed KVS (right)

^[3] Cao, Z., Dong, S., Vemuri, S., & Du, D. H. C. (2020). Characterizing, modeling, and benchmarking RocksDB key-value workloads at Facebook. In Proceedings of the 18th USENIX Conference on File and Storage Technologies (FAST '20) (pp. 1-14). Santa Clara, CA, USA.

Problem Definition




• The problem occurs with the fact that the NVMe key-value interface still cannot extricate itself from the deeply entrenched block-interface-assumed storage mechanisms and frameworks.






- The NVMe's payload transfer method, PRP, restricts DMA transfers to occur in units of 4 KiB, a size of memory page.
 - This leads to the bloated PCIe traffic during value transfers, especially for variable-sized, small values.






- The NVMe's payload transfer method, PRP, restricts DMA transfers to occur in units of 4 KiB, a size of memory page.
 - This leads to the bloated PCIe traffic during value transfers, especially for variable-sized, small values.





 NVMe's another payload transfer mechanism, Scatter-Gather List (SGL), can support multiple variable-sized DMAs across scattered memory segments.






- However, it has been reported that the cost of enabling the SGL outweighs the benefit for I/O smaller than 32 KiB [4].
 - The Linux kernel thus establishes a minimum threshold for data transferred via SGL at 32 KiB [5], indicating that using SGL for small value transfers is not advisable.

```
static unsigned int sgl_threshold = SZ 32K;
60
       module_param(sgl_thresnoid, uint, 0644);
61
       MODULE_PARM_DESC(sgl_threshold,
62
                        "Use SGLs when average request segment size is larger or equal to "
63
                        "this size. Use 0 to disable SGLs.");
64
65
66
       #define NVME PCI MIN QUEUE SIZE 2
       #define NVME PCI MAX QUEUE SIZE 4095
67
68
       static int io_queue_depth_set(const char *val, const struct kernel_param *kp);
       static const struct kernel_param_ops io_queue_depth_ops = {
69
70
                .set = io queue depth set,
71
                .get = param get uint,
72
       };
```


[4] 2017. nvme : add Scatter-Gather List (SGL) support in NVMe driver. https://lore.kernel.org/all/04aaed5c-1a8a-f601-6c9c-88bf1cf66e8a@mellanox.com/T/ [5] The Linux Kernel source code. sgl_threshold. https://github.com/torvalds/linux/blob/master/drivers/nvme/host/pci.c



- KV-CSD and Dotori [6] have tackled this issue by implementing bulk PUT operation, which is host-side batching.
 - However, a fundamental issue with buffering the key-value entries on the host side is the risk of data loss on power failure.




- IHS
- The packing (buffering into NAND page buffer entry) of received payloads (values) within NVMe SSDs also occurs in units of 4 KiB.
 - This in-device page-unit packing clearly clashes with KV-SSDs, leading to severe NAND write amplification.







- The packing (buffering into NAND page buffer entry) of received payloads (values) within NVMe SSDs also occurs in units of 4 KiB.
 - This in-device page-unit packing clearly clashes with KV-SSDs, leading to severe NAND write amplification.





- KAML [7] proposed the batching for multiple values and stored them at the NAND page level in a log-fashion.
 - However, the design for efficiently packing sub-page values was not detailed enough when considering some limitations of real-world storage devices.






[7] Y. Jin, H.-W. Tseng, Y. Papakonstantinou, and S. Swanson, KAML: A Flexible, High-Performance Key-Value SSD, in Proceedings of the 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), Feb. 2017.




- Limitation. some DMA engines in real-world SSDs, including our testbed, require that the transfer size and destination addresses be page-aligned [8].
 - This is because the <u>assumption that the payload is multiple blocks guided the</u> storage stack to be optimized for block-size transfer from memory allocations for <u>DMA in the both-side</u> to the DMA engine within the device.
 - Ex) IOMMU (Input/Output Memory Management Unit)



[8] W. Kwon, S.-W. Sok, C.-H. Park, M.-H. Oh, and S. Hong. 2022. *Gen-Z memory pool system implementation and performance measurement. ETRI Journal 44* (2022), 450–461. Issue 3 [9] The Linux Kernel documentation. 2020. Dynamic DMA mapping Guide. https://www.kemel.org/doc/Documentation/DMA-API-HOWTO.txt



- Limitation. some DMA engines in real-world SSDs, including our testbed, require that the transfer size and destination addresses be page-aligned [8]
 - The device drivers are typically designed to accommodate this requirement [9].




[8] W. Kwon, S.-W. Sok, C.-H. Park, M.-H. Oh, and S. Hong. 2022. *Gen-Z memory pool system implementation and performance measurement. ETRI Journal 44* (2022), 450–461. Issue 3 [9] The Linux Kernel documentation. 2020. Dynamic DMA mapping Guide. https://www.kernel.org/doc/Documentation/DMA-API-HOWTO.txt

Problem #2. NAND Write I/O Amplification



- Limitation. some DMA engines in real-world SSDs, including our testbed, require that the transfer size and destination addresses be page-aligned [8].
 - Therefore, fine-grained value packing (logging) within the NAND page buffer necessitates memory copies extensively using device's compute resources.



[8] W. Kwon, S.-W. Sok, C.-H. Park, M.-H. Oh, and S. Hong. 2022. *Gen-Z memory pool system implementation and performance measurement. ETRI Journal* 44 (2022), 450–461. Issue 3 [9] The Linux Kernel documentation. 2020. Dynamic DMA mapping Guide. https://www.kernel.org/doc/Documentation/DMA-API-HOWTO.txt




Proposed Solution: BandSlim

Proposed Solution: BandSlim



• To tackle both amplifications occurring in small key-value transfer and storing NAND flash pages, we introduce *BandSlim*.





• **BandSlim** employs a fine-grained inline value transfer mechanism that piggybacks values smaller than a memory page size to NVMe commands using the reserved fields (gray-colored in Figure (a)&(b)).

dword	description	
dword0	commandID P F opcode	
dword1	namespaceID	
dword2	kov	
dword3	key	
dword4	motodataDointor (DDD)	
dword5	metadataPointer (PRP)	
dword6	PRPlistEntry1	
dword7		
dword8	PRPlistEntry2	
dword9		
dword10	valueSize	
dword11	reserved option keySize	
dword12	reconved	
dword13	reserved	
dword14	kov	
dword15	key	

(a) Write Command

dword description dword0 commandID P F opcode dword1 namespaceID dword2 key dword3 dword4 metadataPointer (PRP) dword5 dword6 PRPlistEntry1 dword7 dword8 PRPlistEntry2 dword9 dword10 valueSize dword11 reserved option kevSize dword12 reserved dword13 dword14 key dword15

(b) Transfer Command




• **BandSlim** employs a fine-grained inline value transfer mechanism that piggybacks values smaller than a memory page size to NVMe commands using the reserved fields (gray-colored in Figure (a)&(b)).

dword	description	
dword0	commandID P F opcode	
dword1	namespaceID	
dword2	kov	
dword3	key	
dword4	motodataPointor (PPP)	
dword5	metadataPointer (PRP)	
dword6	DDDlictEntry1	
dword7	PRPlistEntry1	
dword8	DDDlietEnter 2	
dword9	PRPlistEntry2	
dword10	valueSize	
dword11	reserved option keySize	
dword12	record	
dword13	reserved	
dword14	kov	
dword15	key	

(a) Write Command

dword	description	
dword0	commandID P F opcode	
dword1	namespaceID	
dword2	kov	
dword3	key	
dword4	metadataPointer (PRP)	
dword5		
dword6	DDDlictEntry1	
dword7	PRPlistEntry1	
dword8	DD DlictEntry?	
dword9	PRPlistEntry2	
dword10	valueSize	
dword11	reserved option keySize	
dword12	reconved	
dword13	reserved	
dword14	kov	
dword15	key	

(b) Transfer Command





• **BandSlim** employs a fine-grained inline value transfer mechanism that piggybacks values smaller than a memory page size to NVMe commands using the reserved fields (gray-colored in Figure (a)&(b)).

dword	description	
dword0	commandID P F opcode	
dword1	namespaceID	
dword2	kov	
dword3	key	
dword4	motodataDointor (DDD)	
dword5	metadataPointer (PRP)	
dword6	PRPlistEntry1	
dword7	PRPIISCENTY1	
dword8	PRPlistEntry2	
dword9		
dword10	valueSize	
dword11	reserved option keySize	
dword12	reconved	
dword13	reserved	
dword14	kov	
dword15	key	

(a) Write Command

dword	description	
dword0	commandID P F opcode	
dword1	namespaceID	
dword2		
dword3	key	
dword4	motodataDointor (DDD)	
dword5	metadataPointer (PRP)	
dword6	PRPlistEntry1	
dword7	PRPIIStENtry1	
dword8	PRPlistEntrv2	
dword9	PRPIIStENtry2	
dword10	valueSize	
dword11	reserved option keySize	
dword12	reserved	
dword13	reserveu	
dword14	kev	
dword15	Key	

(b) Transfer Command




Figure – Value Size CDF for RocksDB in a production environment



• **BandSlim** employs a fine-grained inline value transfer mechanism that piggybacks values smaller than a memory page size to NVMe commands using the reserved fields (gray-colored in Figure (a)&(b)).


dword	description	
dword0	commandID P F opcode	
dword1	namespaceID	
dword2	kov	
dword3	key	
dword4	motodataPointor (PPD)	
dword5	metadataPointer (PRP)	
dword6	DDDlictEntry1	
dword7	PRPlistEntry1	
dword8	DDDliatEntm (2	
dword9	PRPlistEntry2	
dword10	valueSize	
dword11	reserved option keySize	
dword12	reconved	
dword13	reserved	
dword14	kov	
dword15	key	

(a) Write Command

dword	description	
dword0	commandID P F opcode	
dword1	namespaceID	
dword2	kov	
dword3	key	
dword4	metadataPointer (PRP)	
dword5	melaualarumler (FRF)	
dword6	PRPlistEntry1	
dword7	PRPIISCETULY1	
dword8		
dword9	PRPlistEntry2	
dword10	valueSize	
dword11	reserved option keySize	
dword12	reconved	
dword13	reserved	
dword14	kov	
dword15	key	


(b) Transfer Command

64 B NVMe command gives an opportunity






- When transmitting large values, generating and sending multiple NVMe commands in this manner can result in longer response times.
 - Thus, *BandSlim* also incorporates an <u>adaptive value transfer</u> strategy that switches back and forth piggybacking and page-unit DMA.






- When transmitting large values, generating and sending multiple NVMe commands in this manner can result in longer response times.
 - Thus, *BandSlim* also incorporates an <u>adaptive value transfer</u> strategy that switches back and forth piggybacking and page-unit DMA.






- When transmitting large values, generating and sending multiple NVMe commands in this manner can result in longer response times.
 - Thus, *BandSlim* also incorporates an <u>adaptive value transfer</u> strategy that switches back and forth piggybacking and page-unit DMA.






- When transmitting large values, generating and sending multiple NVMe commands in this manner can result in longer response times.
 - Thus, *BandSlim* also incorporates an <u>adaptive value transfer</u> strategy that switches back and forth piggybacking and page-unit DMA.




(2) Fine-Grained Value Packing



• **BandSlim** implements a <u>Selective Packing with Backfilling Policy</u> locating small values to fill the gap formed by the page-aligned, DMAtransferred value under the adaptive value transfer method.







(2) Fine-Grained Value Packing



• **BandSlim** implements a <u>Selective Packing with Backfilling Policy</u> locating small values to fill the gap formed by the page-aligned, DMAtransferred value under the adaptive value transfer method.



(a) All Packing from KAML
 → memory copies for large values





Evaluation



• Testbed:

KV-SSD on Cosmos+ OpenSSD Platform



Table 1: HW/SW specifications of the OpenSSD platform.

SoC	Xilinx Zynq-7000 with ARM Cortex-A9 Core
NAND Module	1TB, 4 Channel & 8 Way
Interconnect	PCIe Gen2 ×8 End-Points

Table 2: HW/SW specifications of the host node.

CPU	Intel(R) Xeon(R) Gold 6226R CPU @ 2.90GHz (32 cores)
Memory	384GB DDR4
OS	Ubuntu 22.04

• Test Configurations:

Baseline	State-of-the-art LSM-based NVMe KV-SSD, IterKVSSD (Systor '23).
Piggyback	It transfers values using only piggybacking-based transfer method.
Adaptive	It transfers values using the adaptive value transfer method.



• Workloads (Meta's db_bench):

W(A)	fillseq, 1 million PUTs. The value size does not change.
W(B)	fillrandom, 1 million PUTs, value sizes of 8 B or 2 KiB at a 9:1 ratio.
W(C)	Same as <i>W(B)</i> but with the value size ratio reversed to 1:9.
W(D)	fillrandom, 1 million PUTs, values sizes of 8 B, 16 B, 32 B, 64 B, 128 B, 256 B, 512 B, 1 KiB, and 2 KiB with each size having an equal ratio.
W(M)	mixgraph (real-world workloads with a maximum value size of 1 KiB and almost 70% of values being under 35 B), 1 million PUTs.



• Workloads (Meta's db_bench):

W(A)	➔ Fixed Value Size
W(B)	Small Value Dominant
W(C)	➔ Large Value Dominant
W(D)	Balanced Value Size
W(M)	Real-World Pattern



(1) Fine-Grained Value Transfer Sequential Write Workload (W(A))



- *Piggyback* achieves a remarkable reduction in PCIe traffic of up to 97.9%.
- As the value size increases with piggybacking applied, the PCIe traffic and the response time begins to increase due to the addition of trailing commands.




Figure 1. Total PCIe Traffic and Avg. Response Time.

(1) Fine-Grained Value Transfer Sequential Write Workload (W(A))



- *Piggyback* achieves a remarkable reduction in PCIe traffic of up to 97.9%.
- As the value size increases with piggybacking applied, the PCIe traffic and the response time begins to increase due to the addition of trailing commands.




Figure 1. Total PCIe Traffic and Avg. Response Time.

(1) Fine-Grained Value Transfer Sequential Write Workload (W(A))



- *Piggyback* achieves a remarkable reduction in PCIe traffic of up to 97.9%.
- As the value size increases with piggybacking applied, the PCIe traffic and the response time begins to increase due to the addition of trailing commands.





Figure 1. Total PCIe Traffic and Avg. Response Time.




- Even though *Piggyback* can increase response times greatly, *Piggyback* still
 improved the average throughput by about 22% compared to *Baseline* for *W(M)*.
- Above all, Adaptive proves to be the best in all workloads.






- Even though *Piggyback* can increase response times greatly, *Piggyback* still
 improved the average throughput by about 22% compared to *Baseline* for *W(M)*.
- Above all, Adaptive proves to be the best in all workloads.






- Even though *Piggyback* can increase response times greatly, *Piggyback* still improved the average throughput by about 22% compared to *Baseline* for *W(M)*.
- Above all, Adaptive proves to be the best in all workloads.






- Even though *Piggyback* can increase response times greatly, *Piggyback* still improved the average throughput by about 22% compared to *Baseline* for *W(M)*.
- Above all, Adaptive proves to be the best in all workloads.






- Even though *Piggyback* can increase response times greatly, *Piggyback* still improved the average throughput by about 22% compared to *Baseline* for *W(M)*.
- Above all, Adaptive proves to be the best in all workloads.






- Even though *Piggyback* can increase response times greatly, *Piggyback* still improved the average throughput by about 22% compared to *Baseline* for *W(M)*.
- Above all, Adaptive proves to be the best in all workloads.

The proposed approach performs better than the baseline under real-world workloads while reducing PCIe traffic significantly.






- Even though *Piggyback* can increase response times greatly, *Piggyback* still improved the average throughput by about 22% compared to *Baseline* for *W(M)*.
- Above all, Adaptive proves to be the best in all workloads.





- Even though *Piggyback* can increase response times greatly, *Piggyback* still improved the average throughput by about 22% compared to *Baseline* for *W(M)*.
- Above all, Adaptive proves to be the best in all workloads.

If we cover most of values by piggybacking, and large values by fast DMA, we can achieve an optimal transfer performance.




• Test Configurations:

Block	The baseline block-based page-unit payload packing of NVMe SSDs.
All	The All Packing Policy from KAML
Select	The Selective Packing Policy proposed in BandSlim
Backfill	The Selective Packing with Backfilling Policy proposed in BandSlim






- With packing applied, the total number of NAND writes reduces greatly.
- Backfill reduces NAND writes as much as All in small-value-dominant workloads (W(B) & W(M)).






- *Block* shows the worst performance regardless of the workload.
- Selective performs as poorly as Block in large-value-dominant situations (W(C)).






- *Block* shows the worst performance regardless of the workload.
- Selective performs as poorly as Block in large-value-dominant situations (W(C)).






- *Block* shows the worst performance regardless of the workload.
- Selective performs as poorly as Block in large-value-dominant situations (W(C)).






- *Block* shows the worst performance regardless of the workload.
- Selective performs as poorly as Block in large-value-dominant situations (W(C)).






- *Block* shows the worst performance regardless of the workload.
- Selective performs as poorly as *Block* in large-value-dominant situations (*W(C)*).






- *Block* shows the worst performance regardless of the workload.
- Selective performs as poorly as Block in large-value-dominant situations (W(C)).






- *Block* shows the worst performance regardless of the workload.
- Selective performs as poorly as Block in large-value-dominant situations (W(C)).






- However, in scenarios where small values predominate, such as in W(B) or W(M), the throughput of the Selective dips by at most 4.5% compared to the All.
- Backfill showcases the most optimal performance across both W(B) and W(M).





- However, in scenarios where small values predominate, such as in *W(B)* or *W(M)*, the throughput of the *Selective* dips by at most 4.5% compared to the *All*.
- Backfill showcases the most optimal performance across both W(B) and W(M).

Each packing policy has its own strengths and weaknesses, but the proposed approach performs better under real-world workloads.





Conclusion

Conclusion



We introduce *BandSlim* to address the incompatibilities between traditional block-interfaced storage protocols (e.g., NVMe) and the new key-value interface of KV-SSDs.

The mismatch leads to excessive traffic on the PCIe interconnect and amplified NAND write I/Os, significantly degrading performance.

BandSlim effectively resolves these issues by enabling a *Fine-Grained Value Transfer* and *Efficient, Fine-Grained In-Device Value Packing*.



Thank You Q&A

Presenter: Youngjae Kim Contact: <u>youkim@sogang.ac.kr</u>