OpenCXD: An Open Real-Device-Guided Hybrid Evaluation Framework for CXL-SSDs

<u>Hyunsun Chung¹</u>, Junhyeok Park¹, Taewan Noh¹, Seonghoon Ahn¹, Kihwan Kim¹, Ming Zhao², Youngjae Kim¹







The 33rd International Symposium on the Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS), Paris, France, October 21-23, 2025

- Background
- Motivation
- Design
- Evaluation
- Conclusion




Background

CXL: A new memory interconnect



- Surge of memory intensive workloads in AI and LLMs have posed a new challenge in providing more memory capacity.
- **CXL**, a new memory interconnect, has emerged to answer the challenge.
- CXL enables additional memory space to host systems by exposing internal on-board DRAM via PCle-attached CXL devices.





CXL Devices: DRAM based



- Current forms of CXL mainly focus on memory expansion in the form of DRAM-backed CXL memory devices.
- Industry solutions include Samsung's CMM-D_[1] and SK hynix's CMM-DDR5_[2].






CXL Devices: the advent of CXL-SSDs



- Interest in utilizing NAND flash-based SSDs with DRAM as memorysemantic CXL devices has grown in academia and industry alike.
 - High capacity to cost ratio, NAND reuse, etc...
 - Example of industry interest includes Samsung's CMM-H_[1].





SkyByte[1]: SOTA CXL-SSD architecture






Fig. 2: Write/read flows of the state-of-the-art CXL-SSD [11], comprising a *Write Log, Data Cache*, and *Log Index*.

- Proposes a combination of a write log and data cache in SSD DRAM.
- Write log takes incoming write I/O of cacheline sizes (64B).
- Data Cache acts as a NAND page cache to enable faster read I/O.
- Both serve to enable both higher I/O performance as well as memorysemantic I/O.

SkyByte[1]: SOTA CXL-SSD architecture






Fig. 2: Write/read flows of the state-of-the-art CXL-SSD [11], comprising a *Write Log, Data Cache*, and *Log Index*.

- SkyByte also proposes a contextswitch policy where a CXL-SSD DRAM miss will trigger a system context switch to cover for the long NAND I/O time.
- SkyByte sets a 2µs threshold for the context switch to be triggered.

Status quo of current CXL-SSD evaluation



Due to the lack of CXL-SSD hardware, prior works_[1-3] adopt an evaluation framework consisting of a x86 system simulator and an SSD simulator.

x86 Simulator_[4]:



Simulates the host-side CPU and memory operations.

SSD Simulator_[5]:



Simulates the CXL-SSD controller ops (write log, data cache, flush, NAND I/O, etc)

^{[1]:} SkyByte: Architecting an Efficient Memory-Semantic CXL-based SSD with OS and Hardware Co-design, Haoyang Zhang et al. (HPCA 2025)

^{[2]:} RomeFS: A CXL-SSD Aware File System Exploiting Synergy of Memory-Block Dual Paths, Yekang Zhan et al. (SoCC 2024)

^{[3]:} ByteFS: System Support for (CXL-based) Memory-Semantic Solid-State Drives, Shaobo Li et al. (ASPLOS 2025)

^{4]:} gem5: The gem5 simulator system

i. Amber: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources, Donghyun Gouk et al. (MICRO 2018)

Status quo of current CXL-SSD evaluation



Due to the lack of CXL-SSD hardware, prior works_[1-3] adopt an evaluation framework consisting of a x86 system simulator and an SSD simulator.

x86 Simulator_[4]:





Simulates the host-side CPU



Simulates the CXL-SSD controller ops

→ This hybrid approach was acceptable for early-stage exploration of CXL-SSD concepts.

^{[3]:} ByteFS: System Support for (CXL-based) Memory-Semantic Solid-State Drives, Shaobo Li et al. (ASPLOS 2025)

^{1]:} gem5: The gem5 simulator system

^{5:} Amber: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources. Donghyun Gouk et al. (MICRO 2018)


Motivation

Limitations of status quo evaluation



Moving from storage to memory brings new demands to the evaluation platforms of CXL-SSDs.

 Reflecting minute latency variations of hardware components (DRAM, NAND) become essential for portraying memorysemantic SSDs.




Limitations of status quo evaluation



Moving from storage to memory brings new demands to the evaluation

platforms of CXL-SSDs.

 Evaluation of impact of new CXL-SSD features (write log, data cache) in overall performance is also critical.



(b) Read operation

NAND Page Read

Flash Translation Layer

... LPN, Cacheline Offset

Log Index

Limitations of status quo evaluation



Cacheline Offset = ((MemAddr mod PageSize

Data Cache

Entry for LPN

Moving from storage to memory brings new demands to the evaluation platforms of CXL-SSDs.

 Evaluation of impact of new CXL-SSD features

Such requirements in the evaluation platform are difficult to meet in SSD simulation, which rely on **static parameters**.

→ How does a parameter based SSD simulator compare to a real SSD device in terms of latency evaluation?

Write Log

< LPN. Cacheline Offset >

Motivation experiment setup



- Comparison of NAND I/O latency between SimpleSSD (SSD simulation) and OpenSSD (real SSD prototype)
- Workloads: randread and randwrite.
 - SimpleSSD: Built-in I/O request generating benchmark based on fio_[1]
 - OpenSSD: fio_[1] benchmark.

TABLE I: Specifications of NAND flash modules used.


| Manufacturer | Capacity | Parallelism Setup | NAND Flash Page Size |
|--------------|----------|----------------------|-------------------------|
| (a) SK Hynix | 1 TiB | 4 Channel, | 16 KiB |
| (b) Toshiba | 256 GiB | 8 Way | |

[1]: axboe/fio: Flexible I/O Tester

Limitations of Software-Driven SSD Simulation: SimpleSSD vs OpenSSD



SimpleSSD provides NAND I/O latency as a single parameterized value.




NAND read/program I/O times of vendor (a) with iodepth=1.

NAND read/program I/O times of vendor (a) with iodepth=8.

Limitations of Software-Driven SSD Simulation: SimpleSSD vs OpenSSD



But OpenSSD's real NAND I/O latency shows it cannot be represented as a single unified value.



NAND read/program I/O times of vendor (a) with iodepth=1.


NAND read/program I/O times of vendor (a) with iodepth=8.

7000


Limitations of Software-Driven SSD Simulation: SimpleSSD vs OpenSSD



Depending on NAND vendor and workload, unexpected latency spikes can also be observed.



NAND read/program I/O times of vendor (b) with iodepth=1.



NAND read/program I/O times of vendor (b) with iodepth=8.

Limitations of Software-Driven SSD Simulation: NAND Access Latency Breakdown



 Growing impact of the low-level NAND flash controller and firmware can be seen with more stressing workloads




Fig. 5: Breakdown of NAND (b)'s average t_R and t_{Prog} .

Limitations of Software-Driven SSD Simulation: NAND Access Latency Pattern CDF



 CDF shows NAND of similar specifications from different vendors show differing latency characteristics that cannot be represented by a single fixed value.




Fig. 6: NAND I/O latency Cumulative Distribution Function (CDF) of two different types of NAND in different workloads (a) randread, iodepth=1, (b) randwrite, iodepth=1, (c) randread, iodepth=8.

Takeaway from motivation experiments



- NAND I/O latency is highly variant based on factors outside NAND specifications → A single value covering latency is not enough!
 - Even NAND with similar specifications between different vendors show differing performance characteristics.
- Such approximations are adequate for average performance metrics for storage devices but is lacking in portraying per-request performance required for memory devices.

How can we improve evaluation platforms to more accurately portray CXL-SSD performance on a memory-semantic level?



Proposed Solution: OpenCXD

Overview of OpenCXD



x86 simulator (MacSim_[1])

- Provides cycle-accurate simulation of the entire memory hierarchy.
- Replays memory traces from the target workload.

SSD platform (OpenSSD_[2])

- Real SSD hardware and configurable firmware. (NVMe interface, FTL, and NAND I/O scheduling)
- Current implementation replicates the internal architecture of SkyByte.




Fig. 7: Architecture of OPENCXD and its execution flow.


^{[1]:} gthparch/macsim: A heterogeneous architecture timing timing model simulator.

Custom NVMe commands in OpenCXD



| dword | description | | | | | |
|-------|--------------------------|--|--|--|--|--|
| 0 | CID P Reserved F opcode | | | | | |
| 1 | Namespace ID | | | | | |
| 2 | Reserved | | | | | |
| 3 | i tosei ved | | | | | |
| 4 | Metadata Pointer | | | | | |
| 5 | IVICIAUAIA FOITILEI | | | | | |
| 6 | PRPentry#1 (not used) | | | | | |
| 7 | i iti chuy#1 (not useu) | | | | | |
| 8 | PRPentry#2 (not used) | | | | | |
| 9 | r Kr Gilliy#2 (not used) | | | | | |
| 10 | Reserved | | | | | |
| 11 | CXL Memory Address | | | | | |
| 12 | Load or Store | | | | | |
| 13 | | | | | | |
| 14 | Reserved | | | | | |
| 15 | | | | | | |

(a) NVMe Command (SQE)



I/O Latency + Op Overhead

| dword | description | | | | |
|-------|-------------------|-------|-------|-------------|---|
| 0 | R | SCT | | Op Overhead | R |
| 1 | Device Op Latency | | | | |
| 2 | SQ ID | | CQ ID | | |
| 3 | Status | Field | Р | CID | |

(b) NVMe CQE

Fig. 8: NVMe command and CQE for OPENCXD.

- Submission Queue Entry (SQE) includes the memory operation type (load/store) and memory address of said operation.
- Completion Queue Entry (CQE) returns operation latency and overhead values that is required for simulation integration.



- 1 Memory access detection
- LLC cache miss detection Checks whether the missing
 address falls within the
 memory-mapped region of
 the CXL-SSD.




Fig. 7: Architecture of OPENCXD and its execution flow.



- 2 Issue custom NVMe command
- Encapsulates memory request into a newly defined NVMe command for OpenCXD.
- The NVMe command is issued to the SSD platform via the NVMe passthrough interface.




Fig. 7: Architecture of OPENCXD and its execution flow.



- ③ Perform CXL-SSD operations
- Fetches the NVMe command.
- Performs the corresponding CXL- SSD operations (e.g., Write Logging).




Fig. 7: Architecture of OPENCXD and its execution flow.



- 4 Return timing information
- Returns the total processing time in device to the host by using reserved field of the NVMe Completion Queue Entry (CQE).




Fig. 7: Architecture of OPENCXD and its execution flow.



- 5 Integration with simulation
- Extracts the device-side latency from the received CQE.
- Adds the CXL.mem protocol overhead, which is recognized as consistent and reasonable_[1], as used in SkyByte (~40ns).
- Method allows the NVMe overhead to be removed from the simulation equation.




Fig. 7: Architecture of OPENCXD and its execution flow.

Timing Flow integration in OpenCXD






Fig. 8: Timing flow of a CXL memory request in OpenCXD.

- 1) Pause the x86 simulator during each CXL.mem access.
- 2) Incorporate latency measured from firmware execution on the SSD. This implementation allows modeling of CXL.mem timing behavior while removing NVMe transport overhead from equation.



Evaluation

Evaluation Setup



Testbed:

DaisyPlus OpenSSD Platform_[1]



TABLE II: Specifications of the OpenSSD platform.

| SoC | Xilinx Zynq UltraScale+ ZU17EG, |
|--------------|---------------------------------|
| 300 | with ARM Cortex-A53 Core |
| NAND Module | 256GB, 4 Channel & 8 Way |
| Interconnect | PCIe Gen3 × 16 End-Points |
| DRAM | 2GB LPDDR4 @ 2400MHz |

TABLE III: Specifications of the host system.

| | 1 |
|--------|-------------------------------------|
| CPU | Intel(R) Core(TM) i7-14700K CPU |
| Cr C | @ 5.60GHz (28 cores) |
| Memory | 32GB DDR5 |
| OS | Ubuntu 24.04.2, Linux Kernel 6.11.0 |

Evaluation Setup



 Workloads: 7 benchmarks (bc, bfs-dense, dlrm, radix, srad, tpcc, ycsb), traces using 8 cores with 3 threads each, taken from SkyByte's artifact.

TABLE I: Benchmarks used in our experiments.


| Category | Suite | Name | Memory Footprint | Write Ratio | LLC MPKI |
|---------------------|---------------|-----------|---------------------|----------------|-------------|
| Graph | Rodinia [17] | bfs-dense | 9.13GB | 25% | 122.9 |
| Processing | GAP [13] | bc | 8.18GB | 11% | 39.4 |
| HPC | Splashv3 [51] | radix | 9.60GB | 29% | 7.1 |
| Image Processing | Rodinia [17] | srad | 8.16GB | 24% | 7.5 |
| Database | WHISPER [45] | ycsb | 9.61GB | 5.0% | 92.2 |
| | | tpcc | 15.77GB | 36% | 1.0 |
| Machine Learning | DLRM [46] | dlrm | 12.35GB | 32% | 5.1 |

 Results from OpenCXD (evaluation integrating real SSD hardware) are compared with results from SkyByte artifact (evaluation using SSD simulation).

Evaluation: CXL-SSD operation latency




- OpenCXD shows varying results in latency in all workloads.
 - SkyByte's log write and cache hit always seen to be 712ns and 640ns respectively.



Evaluation: CXL-SSD operation latency




 Some cache hit latencies even goes over the 2µs threshold set in SkyByte, showing the effects of DRAM latency spikes.



Evaluation: Cache miss latencies




 Due to taking NAND controller and firmware overhead into consideration, *OpenCXD* shows a 2.4x higher average latency across all benchmarks over SkyByte.



Evaluation: Cache miss latencies



 Due to taking NAND controller and firmware overhead into consideration, *OpenCXD* shows a 2.4x higher average latency across all benchmarks over SkyByte.




→ OpenCXD reveals higher sensitivity to NAND performance and DRAM latency spikes, which differ based on each workload.


Evaluation: Latency spread analysis





 87.2% of requests in srad and 94.3% in ycsb return the same fixed latency value of 99.72 μs.









Fig. 11: Histograms of NAND read I/O latency during hit misses for srad ((a): OPENCXD, (b): SkyByte) and ycsb ((c): OPENCXD, (d): SkyByte).

Evaluation: Latency spread analysis



Histograms clearly show the skewed latency distribution in SkyByte.

 \circ 87.2% of requests in srad and 94.3% in ycsb return the same fixed latency value of 99.72 μ s.




→ OpenCXD enables a more accurate study of CXL-SSD performance through a varied spread of latencies.

Evaluation: CPU Cycles Comparison




- OpenCXD overall required more CPU cycles required to process one million memory accesses over SkyByte.
 - Result seen as OpenCXD reflects overall higher I/O latencies than SkyByte.
 - More threads are required to hide read latency through context switching in OpenCXD.
 - Results highlights the need for additional optimizations to effectively hide NAND I/O latency.



Evaluation: CPU Cycles Comparison



- OpenCXD overall required more CPU cycles required to process one million memory accesses over SkyByte.
 - Result seen as OpenCXD reflects overall higher I/O latencies than SkyByte.
 - More threads are required to hide read latency through context switching in OpenCXD.
 - o Results highlights the need for



→ Evaluations from *OpenCXD* reveal new work for CXL-SSD optimizations over the current state of the art.



Conclusion

Conclusion



- SSD simulation in an evaluation platform for CXL-SSDs is inadequate
 - Current SSD simulators are focused for storage devices, not memory-semantic devices.
- OpenCXD proposes a new evaluation method that incorporates real SSD hardware with CXL-SSD firmware in simulation results.
- OpenCXD demonstrates the effectiveness of such integration of real hardware in simulations.
 - More nuanced SSD and DRAM latency incorporation
 - Critical insights into CXL-SSD optimization requirements



Thank you!

Contact

- Hyunsun Chung / hchung1652@sogang.ac.kr
- Junhyeok Park / junttang@sogang.ac.kr
- Youngjae Kim / youkim@sogang.ac.kr
- Data-Intensive AI Computing & Systems Laboratory https://discos.sogang.ac.kr/

<Camera-ready paper> Can be found on Google Scholar



OPENCXD: An Open Real-Device-Guided Hybrid Evaluation Framework for CXL-SSDs

Hyunsun Chung^{1,*}, Junhyeok Park^{1,*}, Taewan Noh¹, Seonghoon Ahn Kihwan Kim1, Ming Zhao2, Youngjae Kim1, Sogang University, Seoul, Republic of Korea, 2Arizona State University, Tempe, AZ, USA

Abstract—The advent of Compute Express Link (CXL) enables—overhead and access latency while enabling a unified, tiered Advance—The advent of Compute Express Lish (CLU renders)

Solt to purishing the the montrey inserved in unrequency,
mining Lish to purishing the the montrey inserved in unrequency,
mining Lish to desire a promising not the factors DRAM and the
mining desired and the control of the control o ations. OPENCXD reflects device-level one unobservable in simulation-only setups, providing unsights for future firmware design tailored to CXL-SSDs. Terms—Compute Express Link, Solid-State Drive

I. INTRODUCTION

The growing scale of modern deep learning models and data analytics applications has led to memory footprints reaching tens of terabytes [1]-[3], far beyond the limits of traditional DRAM installations. This widening gap between demand and capacity has resurrected the infamous memory wall [4], in which memory bandwidth and size become critical bottlenecks to system performance. To mitigate this issue, researchers have gun exploring memory expansion techniques that repurpose alternative technologies as additional memory [5]-[7], paying pute Express Link (CXL) [8] has emerged as a promising nabler of such memory expansion. CXL is a high-bandwidth. cache-coherent interconnect built on top of the PCI Express (PCIe) [9] infrastructure. By using CXL, large-capacity PCIe devices like flash-based Solid-State Drives (SSDs) can be
There are two key limitations of simulation-only evaluations. attached directly to the host system memory space, creating a emory pool that augments or disaggregates DRAM [10]. Notably CXL's memory semantics (CXL mem) support byte-addressable access to device memory, meaning a CPU can read or write an SSD's onboard DRAM buffer with for traditional I/O commands, significantly reducing software

They are first co-outliers and have contributed equally.

penSSD platform running real firmware. This enables in-situ. However, this evaluation remains difficult in practice, due to tocol on SSDy. To overcome this, recent research has adopted (e.g., MacSim [13], Gem5 [14]) extended with CXL.mem semantics and SSD simulators (e.g., SimpleSSD [15], Flash-Sim [16]) that model internal flash behaviors such as address translation and I/O scheduling. This methodology enables early-stage design exploration and has been widely used in prior work [171-[191.

Notably, the CXL mem interface overhead itself has been characterized in prior studies [20], [21], and shown to be relatively consistent and bounded 110L As such, injecting this CXL interface time overhead into x86 simulations as a parameter is generally considered a reasonable approach for modeling host-side access costs. However, the same cannot be said for modeline device-side behavior. Replacing a real SSD with a simulator introduces significant challenges in capturing the full complexity of CXL-SSD-specific firmware logic an storage interactions, which are limitations that fundamentally

ation. First, since CXL-SSDs function as memory rather than storage, they must handle fine-grained, cacheline-level memory accesses, making them highly sensitive to device-side performance fluctuations. However, simulators typically rely on static latency models, overlooking dynamic behaviors such ordinary load and store instructions. This eliminates the need as real-time NAND latency variability and firmware delays. resulting in latency estimation errors as high as 36% [22]. Second, CXL-SSDs introduce new firmware-managed mechanisms, such as write logging and log compaction [11], that do not exist in conventional SSDs. Simulating these new